ASIA unversity:Item 310904400/10664
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 89914/105178 (85%)
Visitors : 4697824      Online Users : 418
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/10664


    Title: The Study of A DCT-based Still Image Compression and Implementation on TI DaVinci
    Authors: Zuo-Mu Su
    Contributors: Department of Computer Science and Information Engineering
    Keywords: DCT;still image compression;perceptual coding;ZTC;DSP
    Date: 2010
    Issue Date: 2010-11-04 16:16:24 (UTC+8)
    Publisher: Asia University
    Abstract: In this thesis, in order that we can execute our algorithm of still image compression on embedded system, we use the low-complexity and low-memory coding ways to reach a still image compression technique with high speed, high image quality and high compression ratio. So, we develop a way that is based on Discrete Cosine Transform (DCT) and refine it. Instead of DCT transformation, we use Fast Cosine Transform (FCT) that is faster and simpler than DCT. Furthermore, we add a perceptual coding for vision to increase the image compression quality and employing step size offset in quantization for improvement of compression ratio. Next, we establish context model by the relation between DC values of all DCT blocks, and use differential pulse code modulation to reduce quality of data. For more effective encoding, we scan coefficients by zerotree coding, and use Golomb-Rice Fundamental Sequence to improve compression ratio.
    Next, our codec is implemented on DM6446 which is developed by TI. DM6446B board includes TMS320C64x+™ DSP kernel and ARM926 processer. The purpose of the ARM is the application of operation system, DSP execute the algorithm of video codec. In this thesis, we use some efficient algorithms and make good use of hardware to increase processing efficiency, we expect that he efficacy of DaVinci board can be enhanced by our algorithm. it can get more efficient capability on board.
    Appears in Collections:[Department of Computer Science and Information Engineering] Theses & dissertations

    Files in This Item:

    File SizeFormat
    0KbUnknown360View/Open


    All items in ASIAIR are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback