ASIA unversity:Item 310904400/5773
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 90120/105278 (86%)
Visitors : 8981715      Online Users : 616
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    ASIAIR > College of Computer Science > Proceedings >  Item 310904400/5773

    Please use this identifier to cite or link to this item:

    Title: Design of Automatic Timing Verification Tool for FPGA Systems
    Authors: Trong-Yen Lee;Chou-Chuan Yao;Yang-Hsin Fan;Chia-Chun Tsai;Rong-Shue Hsiao
    Contributors: National Taipei University of Technology;National Taitung University;Nanhua University
    Keywords: FPGA system;Bus transaction;Timing verification
    Date: 2007-12-20
    Issue Date: 2009-12-15
    Publisher: 亞洲大學資訊學院;中華電腦學會
    Abstract: Speeding up verification is a significant issue on development of FPGA systems. During pre-simulation phase, the simulator only generates stimulus and response with behavior of circuits. However, simulation and debugging steps in designing a complex system require extremely long and time-consuming test sequences. In this work, we propose an efficient verification method to automatically verify between golden data and simulation results on bus transaction in FPGA systems. Additionally, we also develop and integrate an enhanced FPGA verification tool with graphic user interface to verify user’s design. Finally, a simple CPU design example will be demonstrated to show the feasibility of proposed tool.
    Relation: 2007NCS全國計算機會議 12-20~21
    Appears in Collections:[College of Computer Science] Proceedings

    Files in This Item:

    File SizeFormat
    1034.pdf700KbAdobe PDF575View/Open

    All items in ASIAIR are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback