English  |  正體中文  |  简体中文  |  Items with full text/Total items : 90453/105672 (86%)
Visitors : 13044330      Online Users : 242
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    ASIA unversity > 資訊學院 > 資訊工程學系 > 期刊論文 >  Item 310904400/64288


    Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/64288


    Title: Investigation in characteristics of 1200V Vertical IGBT for different trench designs
    Authors: Anil Kumar, P;Anil Kumar, P;Suresh, Vinay;Vinay Suresh,;楊紹明;Yang, Shao-Ming;許健;Sheu, Gene
    Contributors: 資訊工程學系
    Keywords: 1200V IGBT;Field stop;Trench Gate;Trench gate
    Date: 2013-06
    Issue Date: 2013-10-29 11:08:38 (UTC+8)
    Abstract: In this paper, we investigate the behavior of 1200V Punch-Through, Trench gate, Field stop (FS) IGBT at various temperatures for different trench widths and depths. MOS-controlled devices with trench gates are the most desirable as their reduced VCE(sat) enables increased conduction current density in high power applications. The paper describes the simulation results of the trench gate IGBT. The effect caused in the I–V characteristics of IGBT by the trench design has been investigated for the first time. The results have been compared with different trench sizes. Technology-computer-aided-design (TCAD) simulations with Sentaurus and analytical solution reveal that the breakdown occurs under the gate. By enlarging the gate length, more freedom for conductivity modulation is provided decreasing the conduction losses. Trench gates provide higher channel density (small cell size) and reduce the JFET resistance in the IGBT structure. It is observed that the variation in trench width and depth affects the breakdown voltage, VCE(sat) and switching characteristics in turn varying the stability of the device. This device design not only reduces the chip size, but also improves current handling capability and latch-up current density.
    Relation: IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007, PP.1-2
    Appears in Collections:[資訊工程學系] 期刊論文

    Files in This Item:

    File SizeFormat
    index.html0KbHTML184View/Open


    All items in ASIAIR are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback