ASIA unversity:Item 310904400/79861
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 90429/105609 (86%)
造訪人次 : 10576513      線上人數 : 353
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    ASIA unversity > 管理學院 > 國際企業學系 > 期刊論文 >  Item 310904400/79861


    請使用永久網址來引用或連結此文件: http://asiair.asia.edu.tw/ir/handle/310904400/79861


    題名: A Gate-All-Around Floating-Gate Memory Device with Triangular-Shaped Poly-Si Nanowire Channels
    作者: 蔡宗叡(TSAI, JUNG-RUEY)*、李克慧(Lee, Ko-Hui Lee)、林鴻志(Lin, Horng-Chih)、黃調元(Huang, Tiao-Yuan)
    貢獻者: 光電與通訊學系
    日期: 2014-03
    上傳時間: 2014-06-05 12:20:45 (UTC+8)
    摘要: A novel gate-all-around (GAA) poly-Si floating-gate (FG) memory device with triangular nanowire (NW) channels was fabricated and characterized in this work. The enhanced electric field around the corners of the NW channels boosts more electrons tunneling through the tunnel oxide layer during programming and erasing (P/E) processes, and thus the operation voltage markedly decreases. Furthermore, the nonlocalized trapping feature characteristic of the FG makes the injection of electrons easier during the programming operation, which was demonstrated by technology computer-aided design (TCAD) simulations.
    關聯: Japanese Journal of Applied Physics
    顯示於類別:[國際企業學系] 期刊論文

    文件中的檔案:

    檔案 大小格式瀏覽次數
    index.html0KbHTML161檢視/開啟


    在ASIAIR中所有的資料項目都受到原著作權保護.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋