English  |  正體中文  |  简体中文  |  Items with full text/Total items : 90453/105672 (86%)
Visitors : 12128769      Online Users : 756
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    ASIA unversity > 資訊學院 > 資訊工程學系 > 期刊論文 >  Item 310904400/88375

    Please use this identifier to cite or link to this item: http://asiair.asia.edu.tw/ir/handle/310904400/88375

    Title: A 10-bit current-steering CMOS digital to analog converter
    Authors: 易昶霈;Yi, Chang-Pei
    Contributors: 資訊工程學系
    Current-steering DAC;Digital to analog converter;DNL;INL;Segmented DAC
    Date: 2015-01
    Issue Date: 2015-03-25 15:43:31 (UTC+8)
    Abstract: This paper proposed a 10-bit digital-to-analog converter consisting of a segmented current-steering architecture, with five different sizes of current source.

    The proposed 10-bit digital-to-analog converter was implemented using TSMC CMOS 0.35 μm 2P4M technology. The power consumption was approximately 7.9 mW at the sample rate of 200 MHz, and the supply voltage was 3.3 V. It achieved a DNL (differential nonlinearity) and an INL (integral nonlinearity) of 0.16 LSB and 0.13 LSB, respectively. The measured SFDR (spurious free dynamic range) was 45.3 dB under a 1 MHz sine waveform.

    This work presented a good performance compared with other researches in DNL, INL and power consumption.
    Relation: 易昶霈;69(1): 14–17
    Appears in Collections:[資訊工程學系] 期刊論文

    Files in This Item:

    File SizeFormat

    All items in ASIAIR are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback